An efficient three-valued multilayer neural network with on-chip learning suitable for hardware implementation

Hiroomi Hikawa. An efficient three-valued multilayer neural network with on-chip learning suitable for hardware implementation. Systems and Computers in Japan, 31(4):43-51, 2000. [doi]

Abstract

Abstract is missing.