Minimizing interconnect energy through integrated low-power placement and combinational logic synthesis - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Glenn Holt, Akhilesh Tyagi. Minimizing interconnect energy through integrated low-power placement and combinational logic synthesis. In ISPD. pages 48-53, 1997. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL