Designing a Resilient L1 Cache Architecture to Process Variation-Induced Access-Time Failures

Seokin Hong, Soontae Kim. Designing a Resilient L1 Cache Architecture to Process Variation-Induced Access-Time Failures. IEEE Transactions on Computers, 65(10):2999-3012, 2016. [doi]

Abstract

Abstract is missing.