Po-Hao Hsu, Shao-Yi Chien. Reconfigurable cache memory architecture for integral image and integral histogram applications. In Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2011, October 4-7, 2011, Beirut, Lebanon. pages 151-156, IEEE, 2011. [doi]
Abstract is missing.