A Simulator for At-Speed Robust Testing of Path Delay Faults in Combinational Circuits

Yuan-Chieh Hsu, Sandeep K. Gupta. A Simulator for At-Speed Robust Testing of Path Delay Faults in Combinational Circuits. IEEE Transactions on Computers, 45(11):1312-1318, 1996.

Abstract

Abstract is missing.