55nm CMOS 12-bit 250MHz digital-to-analog converter with dynamic voltage scaling (DVS) technique through single-inductor dual-output (SIDO) converter - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tzu-Chi Huang, Wen-Shen Chou, Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Yung-Chow Peng, Fu-Lung Hsueh. 55nm CMOS 12-bit 250MHz digital-to-analog converter with dynamic voltage scaling (DVS) technique through single-inductor dual-output (SIDO) converter. In Proceedings of the 37th European Solid-State Circuits Conference, ESSCIRC 2011, Helsinki, Finland, Sept. 12-16, 2011. pages 383-386, IEEE, 2011. [doi]

This author has not been identified. Look up 'Tzu-Chi Huang' in GoogleThis author has not been identified. Look up 'Wen-Shen Chou' in GoogleThis author has not been identified. Look up 'Yu-Huei Lee' in GoogleThis author has not been identified. Look up 'Yao-Yi Yang' in GoogleThis author has not been identified. Look up 'Ke-Horng Chen' in GoogleThis author has not been identified. Look up 'Yung-Chow Peng' in GoogleThis author has not been identified. Look up 'Fu-Lung Hsueh' in Google

runs on WebDSL