Two-Level FIFO Buffer Design for Routers in On-Chip Interconnection Networks

Po-Tsang Huang, Wei Hwang. Two-Level FIFO Buffer Design for Routers in On-Chip Interconnection Networks. IEICE Transactions, 94-A(11):2412-2424, 2011. [doi]

Abstract

Abstract is missing.