The following publications are possibly variants of this publication:
- A 16-Bit 4.0-GS/s Calibration-Free 65 nm DAC Achieving >70 dBc SFDR and < -80 dBc IM3 Up to 1 GHz With Enhanced Constant-Switching-Activity Data-Weighted-AveragingYushen Fu, Chengyu Huang, Longqiang Lai, Nan Sun, Xueqing Li, Huazhong Yang. tcasI, 70(5):1856-1867, May 2023. [doi]
- 2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance CompensationHung-Yi Huang, Tai-Haur Kuo. vlsic 2019: 136 [doi]
- A 10-GS/s NRZ/Mixing DAC With Switching-Glitch Compensation Achieving SFDR >64/50 dBc Over the First/Second Nyquist ZoneHung-Yi Huang, Xin-Yu Chen, Tai-Haur Kuo. jssc, 56(10):3145-3156, 2021. [doi]