- Sugako Otani, John Wuu. Guest Editorial Introduction to the Special Section on the 2025 Symposium on VLSI Circuits. J. Solid-State Circuits, 61(4):1272-1274, April 2026.
- Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Judi Parvizinejad, Marco Bonkowski, Hiroki Ishikuro, Christian Ospelkaus, Vadim Issakov. A Cryo-BiCMOS Controller for Quantum Computers based on Trapped Beryllium Ions. J. Solid-State Circuits, 61(2):673-689, February 2026.
- Yutang Chen, Yuxuan Luo, Yifan Lin, Lei Shao, Dihu Chen, Jianping Guo 0004. A High-Efficiency Wireless Power Transfer System Under Wide Coupling Coefficient Range Based on Phase Shift and Near-Zero-Time Detection. J. Solid-State Circuits, 61(1):353-365, January 2026.
- Jeongtaek Chang, Jungho Lee, Yi Shen, Sangbu Yun, Qirui Zhang 0001, Dennis Sylvester, Hun-Seok Kim, David T. Blaauw. A 256-Point FFT Using Analog Floating-Point Computation With Post-Silicon Tuning. J. Solid-State Circuits, 61(4):1477-1489, April 2026.
- Xiongfei Jiang, Yuntao Han, Grahame Reynolds, Zhaoguang Si, Alfredo Gonzalez-Sulser, Themis Prodromakis, Shiwei Wang 0001. A Bi-Directional Neural Interface Chip With 32-Channel 83-dB DR CTDSM-Based Recording Using FIRDAC With Pre-Emptive ELD Compensation. J. Solid-State Circuits, 61(2):589-602, February 2026.
- Ganesh Balamurugan, Parmanand Mishra, Subal Sahni, Ankur Aggarwal, Simon Forey, Andrew Gimlett, Prateek Goyal, Han Hao, Santosh Hariwan, Masum Hossain, Sejun Jeon, Narayan Kaniyur, David Lazovsky, Wonho Lee, Bengt Littmann, Raj Nagulapalli, Kevin Park, John Rollinson, Matteo Staffaroni, Prakash Thakur, Saurabh Vats, Preet Virk, Dehua Xiao, Hemesh Yasotharan, Raman Yazdani, Waleed Younis, Shifeng Yu, Phil Winterbottom. A 56-Gb/s Hybrid Silicon Photonic and 5-nm CMOS 3-D-Integrated Transceiver for Optical Compute I/O. J. Solid-State Circuits, 61(4):1342-1352, April 2026.
- Vincent Lukito, Edward Jongyoon Choi, Ik Joon Chang, Sohmyung Ha, Minkyu Je. A Spike Sorting SoC With Δ-Based Spike Detection and End-to-End Implementation of Autoencoder Feature Extraction Using Analog CIM. J. Solid-State Circuits, 61(4):1710-1721, April 2026.
- Seah Kim, Jerry Zhao, Roger Hsiao, Yufeng Chi, Vighnesh Iyer, Vikram Jain, Borivoje Nikolic, Yakun Sophia Shao. MAVERIC: A Heterogeneous Robotics SoC With 4 CPU Cores and 13 INT8/FP32 Accelerators in 16-nm-Class Technology. J. Solid-State Circuits, 61(4):1490-1501, April 2026.
- Song-I Cheon, Dongyoon Lee, Hyungjoo Cho, Seonghyun Park 0005, Sohmyung Ha, Minkyu Je. Human Limb ExG Monitoring System Using Four-Node Body Channel Communication With Adaptive Gain Control. J. Solid-State Circuits, 61(3):1181-1193, March 2026.
- Angxiao Yan, Wei Deng 0001, Haikun Jia, Shiyan Sun, Chao Tang, Bufan Zhu, Yu Fu, Hongzhuo Liu, Zhihua Wang 0001, Baoyong Chi. A Cycle-Slip Compensated FMCW Digital PLL With Background Back-Tracking DPD. J. Solid-State Circuits, 61(4):1589-1602, April 2026.