J. Solid-State Circuits - researchr journal

researchr

You are not signed in
Sign in
Sign up

Juan Antonio Leñero-Bardallo, Ricardo Carmona-Galán, Ángel Rodríguez-Vázquez. A Wide Linear Dynamic Range Image Sensor Based on Asynchronous Self-Reset and Tagging of Saturation Events. J. Solid-State Circuits, 52(6):1605-1617, 2017.
Kunal Datta, Hossein Hashemi. Watt-Level mm-Wave Power Amplification With Dynamic Load Modulation in a SiGe HBT Digital Power Amplifier. J. Solid-State Circuits, 52(2):371-388, 2017.
Saleh Heidary Shalmany, Dieter Draxelmayr, Kofi A. A. Makinwa. A ±36-A Integrated Current-Sensing System With a 0.3% Gain Error and a 400-µA Offset From -55 °C to +85 °C. J. Solid-State Circuits, 52(4):1034-1043, 2017.
Yohan Frans, Jaewook Shin, Lei Zhou, Parag Upadhyaya, Jay Im, Vassili Kireev, Mohamed Elzeftawi, Hiva Hedayati, Toan Pham, Santiago Asuncion, Chris Borrelli, Geoff Zhang, Hongtao Zhang, Ken Chang. A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET. J. Solid-State Circuits, 52(4):1101-1110, 2017.
Ugur Sonmez, Fabio Sebastiano, Kofi A. A. Makinwa. Compact Thermal-Diffusivity-Based Temperature Sensors in 40-nm CMOS for SoC Thermal Monitoring. J. Solid-State Circuits, 52(3):834-843, 2017.
Hariprasad Chandrakumar, Dejan Markovic. A High Dynamic-Range Neural Recording Chopper Amplifier for Simultaneous Neural Recording and Stimulation. J. Solid-State Circuits, 52(3):645-656, 2017.
Shinichi Shibahara, Chikafumi Takahashi, Kazuki Fukuoka, Yuko Kitaji, Takahiro Irita, Hirotaka Hara, Yasuhisa Shimazaki, Jun Matsushima. A 16 nm FinFET Heterogeneous Nona-Core SoC Supporting ISO26262 ASIL B Standard. J. Solid-State Circuits, 52(1):77-88, 2017.
Wenlong Jiang, Vahagn Hokhikyan, Hariprasad Chandrakumar, Vaibhav Karkare, Dejan Markovic. A ±50-mV Linear-Input-Range VCO-Based Neural-Recording Front-End With Digital Nonlinearity Correction. J. Solid-State Circuits, 52(1):173-184, 2017.
Brian P. Ginsburg, Makoto Ikeda. Introduction to the Special Issue on the 2016 Symposium on VLSI Circuits. J. Solid-State Circuits, 52(4):888-890, 2017.
Dongyi Liao, Hechen Wang, Fa Foster Dai, Yang Xu, Roc Berenguer, Sara Munoz Hermoso. An 802.11a/b/g/n Digital Fractional-N PLL With Automatic TDC Linearity Calibration for Spur Cancellation. J. Solid-State Circuits, 52(5):1210-1220, 2017.