- Yutang Chen, Yuxuan Luo, Yifan Lin, Lei Shao, Dihu Chen, Jianping Guo 0004. A High-Efficiency Wireless Power Transfer System Under Wide Coupling Coefficient Range Based on Phase Shift and Near-Zero-Time Detection. J. Solid-State Circuits, 61(1):353-365, January 2026.
- Haozhe Zhu, Bo Jiao 0003, Yuman Zeng, Yongjiang Li, Jie Liao, Siyao Jia, Zexing Chen, Liyu Lin, Xuanda Lin, Suchang Huang, Mochen Tian, Jundong Zhu, Dexin Wen, Yan Wang, Yu Wang 0046, Jian Xu, Feng Wang, Jun Tao 0001, Chixiao Chen, Qi Liu 0010, Ming Liu 0022. 2 Reusable Active TSV Interposer With Programmable Interconnect Fabric and 512 Mb Underdeck Memory. J. Solid-State Circuits, 61(1):90-102, January 2026.
- Giacomo Castoro, Simone Mattia Dartizio, Michele Rossoni, Francesco Tesolin, Francesco Buccoleri, Dmytro Cherniak, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino. A Low-Jitter Fractional- N Digital PLL With Spur Cancellation Based on a Multi-DTC Topology. J. Solid-State Circuits, 61(1):331-342, January 2026.
- Gengzhen Qi, Pui-In Mak. 3 Suppression. J. Solid-State Circuits, 61(1):343-352, January 2026.
- Yechen Tian, Junjie Gu, Weitao He, Shuai Liu, Rui Yin, Xiaoliang Shen, Long Kong, Hao Xu 0005, Na Yan 0004. A 28-nm 8-28-GHz Eight-Phase Clock Generator Using an Injection-Locked Dual-Feedback Ring Oscillator. J. Solid-State Circuits, 61(1):47-62, January 2026.
- Jiacheng Yang, Tingxu Hu, Yan Lu 0002, Xin-ming, Rui Paulo Martins, Mo Huang. Phase-Scalable CF-Cross-Connected-Based Hybrid DC-DC Converter With Auto VCF Balancing and Inactive CF Charging. J. Solid-State Circuits, 61(1):366-377, January 2026.
- SeungHyun Moon, Mao Li, Gregory K. Chen, Phil C. Knag, Ram K. Krishnamurthy, Mingoo Seok. T-REX: Hardware-Software Co-Optimized Transformer Accelerator With Reduced External Memory Access and Enhanced Hardware Utilization. J. Solid-State Circuits, 61(1):154-167, January 2026.
- Sangjin Kim, Jungjun Oh, Jeonggyu So, Yuseon Choi, Sangyeob Kim, Dongseok Im, Gwangtae Park, Hoi-Jun Yoo. EdgeDiff: Energy-Efficient Multi-Modal Few-Step Diffusion Model Accelerator Using Mixed-Precision and Reordered Group Quantization. J. Solid-State Circuits, 61(1):168-182, January 2026.
- Jaewon Lee, Pier Andrea Francese, Matthias Braendli, Thomas Morf, Marcel A. Kossel, Seoyoung Jang, Yujin Choi, Donggeon Kim, Taekwang Jang, Gain Kim. A 112-Gb/s Discrete Multitone Wireline Receiver Datapath With Time-Interleaved Time-Based ADC in 5-nm FinFET. J. Solid-State Circuits, 61(1):8-19, January 2026.
- Hyo-Gyuem Rhew, Heein Yoon, Chia-Hsiang Yang, Utsav Banerjee, Xueqing Li. Guest Editorial Introduction to the Special Section on the 2025 IEEE International Solid-State Circuits Conference (ISSCC). J. Solid-State Circuits, 61(1):4-7, January 2026.