- Zhen-Yu Liang, Hao-Hsuan Wei, Tsung-Te Liu. A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. J. Solid-State Circuits, 55(3):817-825, 2020.
- Guiqiang Peng, Leibo Liu, Sheng Zhou, Shouyi Yin, Shaojun Wei. A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection. J. Solid-State Circuits, 55(2):505-519, 2020.
- Dirk Pfaff, Robert Abbott, Xin-jie Wang, Shahaboddin Moazzeni, Ralph Mason, Raleigh Smith. A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. J. Solid-State Circuits, 55(3):580-591, 2020.
- Somok Mondal, Drew A. Hall. A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. J. Solid-State Circuits, 55(2):414-425, 2020.
- Ningyuan Cao, Muya Chang, Arijit Raychowdhury. A 65-nm 8-to-3-b 1.0-0.36-V 9.1-1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. J. Solid-State Circuits, 55(1):49-59, 2020.
- Li-Xuan Chuo, Zhen Feng, Yejoong Kim, Nikolaos Chiotellis, Makoto Yasuda, Satoru Miyoshi, Masaru Kawaminami, Anthony Grbic, David D. Wentzloff, David T. Blaauw, Hun-Seok Kim. 3 Wireless Sensor Node. J. Solid-State Circuits, 55(5):1128-1138, 2020.
- Takashi Takemoto, Masato Hayashi, Chihiro Yoshimura, Masanao Yamaoka. A 2× 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. J. Solid-State Circuits, 55(1):145-156, 2020.
- Jungwoon Park, Junyoung Jang, Geunhaeng Lee, Hyunmin Koh, ChangHwan Kim, Tae-Wook Kim. A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. J. Solid-State Circuits, 55(4):879-888, 2020.
- Wenda Zhao, Shaolan Li, Biying Xu, Xiangxing Yang, Xiyuan Tang, Linxiao Shen, Nanshu Lu, David Z. Pan, Nan Sun. 2 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- ΔΣ M Structure. J. Solid-State Circuits, 55(3):666-679, 2020.
- Yutaka Yamada, Masato Uchiyama, Masashi Jobashi, Tomohiro Koizumi, Takanori Tamai, Nobuhiro Sato, Jun Tanabe, Katsuyuki Kimura, Yoshinari Ojima, Ryusuke Murakami, Takashi Yoshikawa, Toru Sano, Yasuki Tanabe, Yutaro Ishigaki, Soichiro Hosoda, Fumihiko Hyuga, Akira Moriya, Ryuji Hada, Atsushi Masuda. A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. J. Solid-State Circuits, 55(1):120-132, 2020.