Haocheng Huang, Aiwu Ruan, Yongbo Liao, Jianhua Zhu, Lin Wang, Chuanyin Xiang, Pin Li. A new event driven testbench synthesis engine for FPGA emulation. In 2011 IEEE 9th International Conference on ASIC, ASICON 2011, Xiamen, China, October 25-28, 2011. pages 373-376, IEEE, 2011. [doi]
Abstract is missing.