Clock gating architectures for FPGA power reduction - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Safeen Huda, Muntasir Mallick, Jason Helge Anderson. Clock gating architectures for FPGA power reduction. In Martin Danek, Jiri Kadlec, Brent E. Nelson, editors, 19th International Conference on Field Programmable Logic and Applications, FPL 2009, August 31 - September 2, 2009, Prague, Czech Republic. pages 112-118, IEEE, 2009. [doi]

This author has not been identified. Look up 'Safeen Huda' in GoogleThis author has not been identified. Look up 'Muntasir Mallick' in GoogleThis author has not been identified. Look up 'Jason Helge Anderson' in Google

runs on WebDSL