A VLSI design for the parallel finite state automaton and its performance evaluation as a hardware scanner

A. R. Hurson. A VLSI design for the parallel finite state automaton and its performance evaluation as a hardware scanner. International Journal of Parallel Programming, 13(6):491-508, 1984. [doi]

Abstract

Abstract is missing.