On-Chip Cache Memory Resilience

Seung H. Hwang, Gwan S. Choi. On-Chip Cache Memory Resilience. In 3rd IEEE International Symposium on High-Assurance Systems Engineering (HASE 98), 13-14 November 1998, Washington, D.C, USA, Proceedings. pages 240-247, IEEE Computer Society, 1998. [doi]

Authors

Seung H. Hwang

This author has not been identified. Look up 'Seung H. Hwang' in Google

Gwan S. Choi

This author has not been identified. Look up 'Gwan S. Choi' in Google