A 64Gb/s 2.29pJ/b PAM-4 VCSEL Transmitter With 3-Tap Asymmetric FFE in 65nm CMOS

Jeongho Hwang, Hong-Seok Choi, Hyungrok Do, Gyu-Seob Jeong, Daehyun Koh, Kwanseo Park, SungWoo Kim, Deog Kyoon Jeong. A 64Gb/s 2.29pJ/b PAM-4 VCSEL Transmitter With 3-Tap Asymmetric FFE in 65nm CMOS. In 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019. pages 268, IEEE, 2019. [doi]

Authors

Jeongho Hwang

This author has not been identified. Look up 'Jeongho Hwang' in Google

Hong-Seok Choi

This author has not been identified. Look up 'Hong-Seok Choi' in Google

Hyungrok Do

This author has not been identified. Look up 'Hyungrok Do' in Google

Gyu-Seob Jeong

This author has not been identified. Look up 'Gyu-Seob Jeong' in Google

Daehyun Koh

This author has not been identified. Look up 'Daehyun Koh' in Google

Kwanseo Park

This author has not been identified. Look up 'Kwanseo Park' in Google

SungWoo Kim

This author has not been identified. Look up 'SungWoo Kim' in Google

Deog Kyoon Jeong

This author has not been identified. Look up 'Deog Kyoon Jeong' in Google