Jeongho Hwang - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 17 from 17

2021

2020

2019

2018

A 35-Gb/s 0.65-pJ/b Asymmetric Push-Pull Inverter-Based VCSEL Driver With Series Inductive Peaking in 65-nm CMOSHong-Seok Choi, Jeongho Hwang, Gyu-Seob Jeong, Gyungock Kim, Deog Kyoon Jeong. tcas, 65-II(12):1824-1828, 2018. [doi]

4-Channel Push-Pull VCSEL Drivers for HDMI Active Optical Cable in 0.18-μm CMOSJeongho Hwang, Hong-Seok Choi, Hyungrok Do, Gyu-Seob Jeong, Daehyun Koh, Seong-Ho Park, Deog Kyoon Jeong. islped 2018: [doi]

A Crystal-Less Programmable Clock Generator with RC-LC Hybrid Oscillator for GHz Applications in 14 nm FinFET CMOSJeongho Hwang, Gyu-Seob Jeong, Sang-Hyeok Chu, Wooseok Kim, Taeik Kim, Deog Kyoon Jeong. bcicts 2018: 263-266 [doi]

A 32 Gb/s, 201 mW, MZM/EAM Cascode Push-Pull CML Driver in 65 nm CMOSJeongho Hwang, Gyu-Seob Jeong, Woo-Rham Bae, Jun-Eun Park, Chang-Soo Yoon, Jungmin Yoon, Jiho Joo, Gyungock Kim, Deog Kyoon Jeong. tcas, 65-II(4):436-440, 2018. [doi]

25-Gb/s Clocked Pluggable Optics for High-Density Data Center InterconnectionsGyu-Seob Jeong, Jeongho Hwang, Hong-Seok Choi, Hyungrok Do, Daehyun Koh, Daeyoung Yun, Jinhyung Lee, Kwanseo Park, Han-Gon Ko, KwangHo Lee, Jiho Joo, Gyungock Kim, Deog Kyoon Jeong. tcas, 65(10):1395-1399, 2018. [doi]

A 6.7-11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOSKwanseo Park, Woo-Rham Bae, Jinhyung Lee, Jeongho Hwang, Deog Kyoon Jeong. jssc, 53(10):2982-2993, 2018. [doi]

2011

Blockwise Amplify-and-Forward Relaying Strategies for Multipoint-to-Multipoint MIMO NetworksJaesin Kim, Jeongho Hwang, Kyoung-Jae Lee, Inkyu Lee. TWC, 10(7):2028-2033, 2011. [doi]

2009

Block diagonalization approach for amplify-and-forward relay systems in MIMO multi-user channelsJeongho Hwang, Kyoung-Jae Lee, Hakjea Sung, Inkyu Lee. pimrc 2009: 3149-3153 [doi]

Sign in or sign up to see more results.

runs on WebDSL