Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair

Akira Hyogo, Y. Fukutomi, Keitaro Sekine. Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 274-277, IEEE, 1999. [doi]

Authors

Akira Hyogo

This author has not been identified. Look up 'Akira Hyogo' in Google

Y. Fukutomi

This author has not been identified. Look up 'Y. Fukutomi' in Google

Keitaro Sekine

This author has not been identified. Look up 'Keitaro Sekine' in Google