Fast spiking neural network architecture for low-cost FPGA devices - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Taras Iakymchuk, Alfredo Rosado, José V. Francés, Manuel Batallre. Fast spiking neural network architecture for low-cost FPGA devices. In Leandro Soares Indrusiak, Guy Gogniat, Nikolaos S. Voros, editors, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), York, United Kingdom, July 9-11, 2012. pages 1-6, IEEE, 2012. [doi]

This author has not been identified. Look up 'Taras Iakymchuk' in GoogleThis author has not been identified. Look up 'Alfredo Rosado' in GoogleThis author has not been identified. Look up 'José V. Francés' in GoogleThis author has not been identified. Look up 'Manuel Batallre' in Google

runs on WebDSL