A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells

Masahiro Iida, Masahiro Koga, Kazuki Inoue, Motoki Amagasaki, Yoshinobu Ichida, Mitsuro Saji, Jun Iida, Toshinori Sueyoshi. A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells. IEICE Transactions, 94-C(4):548-556, 2011. [doi]

Authors

Masahiro Iida

This author has not been identified. Look up 'Masahiro Iida' in Google

Masahiro Koga

This author has not been identified. Look up 'Masahiro Koga' in Google

Kazuki Inoue

This author has not been identified. Look up 'Kazuki Inoue' in Google

Motoki Amagasaki

This author has not been identified. Look up 'Motoki Amagasaki' in Google

Yoshinobu Ichida

This author has not been identified. Look up 'Yoshinobu Ichida' in Google

Mitsuro Saji

This author has not been identified. Look up 'Mitsuro Saji' in Google

Jun Iida

This author has not been identified. Look up 'Jun Iida' in Google

Toshinori Sueyoshi

This author has not been identified. Look up 'Toshinori Sueyoshi' in Google