Exact minimum-width transistor placement without dual constraint for CMOS cells

Tetsuya Iizuka, Makoto Ikeda, Kunihiro Asada. Exact minimum-width transistor placement without dual constraint for CMOS cells. In John Lach, Gang Qu, Yehea I. Ismail, editors, Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, Chicago, Illinois, USA, April 17-19, 2005. pages 74-77, ACM, 2005. [doi]

Authors

Tetsuya Iizuka

This author has not been identified. Look up 'Tetsuya Iizuka' in Google

Makoto Ikeda

This author has not been identified. Look up 'Makoto Ikeda' in Google

Kunihiro Asada

This author has not been identified. Look up 'Kunihiro Asada' in Google