Exact minimum-width transistor placement without dual constraint for CMOS cells

Tetsuya Iizuka, Makoto Ikeda, Kunihiro Asada. Exact minimum-width transistor placement without dual constraint for CMOS cells. In John Lach, Gang Qu, Yehea I. Ismail, editors, Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, Chicago, Illinois, USA, April 17-19, 2005. pages 74-77, ACM, 2005. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.