Hardware/Algorithm Co-optimization for Fully-Parallelized Compact Decision Tree Ensembles on FPGAs

Taiga Ikeda, Kento Sakurada, Atsuyoshi Nakamura, Masato Motomura, Shinya Takamaeda-Yamazaki. Hardware/Algorithm Co-optimization for Fully-Parallelized Compact Decision Tree Ensembles on FPGAs. In Fernando Rincón, Jesús Barba, Hayden Kwok-Hay So, Pedro C. Diniz, Julián Caba, editors, Applied Reconfigurable Computing. Architectures, Tools, and Applications - 16th International Symposium, ARC 2020, Toledo, Spain, April 1-3, 2020, Proceedings [postponed]. Volume 12083 of Lecture Notes in Computer Science, pages 345-357, Springer, 2020. [doi]

Authors

Taiga Ikeda

This author has not been identified. Look up 'Taiga Ikeda' in Google

Kento Sakurada

This author has not been identified. Look up 'Kento Sakurada' in Google

Atsuyoshi Nakamura

This author has not been identified. Look up 'Atsuyoshi Nakamura' in Google

Masato Motomura

This author has not been identified. Look up 'Masato Motomura' in Google

Shinya Takamaeda-Yamazaki

This author has not been identified. Look up 'Shinya Takamaeda-Yamazaki' in Google