Comparison of ELTs with different shapes and a regular layout transistor in 180 nm CMOS process

Sadik Ilik, Nergiz Sahin-Solmaz, Aykut Kabaoglu, Mustafa Berke Yelten. Comparison of ELTs with different shapes and a regular layout transistor in 180 nm CMOS process. In 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2019, Lausanne, Switzerland, July 15-18, 2019. pages 21-24, IEEE, 2019. [doi]

Authors

Sadik Ilik

This author has not been identified. Look up 'Sadik Ilik' in Google

Nergiz Sahin-Solmaz

This author has not been identified. Look up 'Nergiz Sahin-Solmaz' in Google

Aykut Kabaoglu

This author has not been identified. Look up 'Aykut Kabaoglu' in Google

Mustafa Berke Yelten

This author has not been identified. Look up 'Mustafa Berke Yelten' in Google