Accelerating concurrent fault simulation by parallel pattern emptiness checking of fault lists

Yukio Ishibashi, Masahiro Nagamatsu, Torao Yanaru. Accelerating concurrent fault simulation by parallel pattern emptiness checking of fault lists. Systems and Computers in Japan, 28(12):53-64, 1997. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.