A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS

Hirotomo Ishii, Ken Tanabe, Tetsuya Iida. A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, CICC 2005, DoubleTree Hotel, San Jose, California, USA, September 18-21, 2005. pages 395-398, IEEE, 2005. [doi]

Authors

Hirotomo Ishii

This author has not been identified. Look up 'Hirotomo Ishii' in Google

Ken Tanabe

This author has not been identified. Look up 'Ken Tanabe' in Google

Tetsuya Iida

This author has not been identified. Look up 'Tetsuya Iida' in Google