AUTG: An Automatic UVM-based TestBench Generator for VLSI Chip Design Verification

Mohammad Ismael, Ayman Hroub, Abdellatif Abu-Issa. AUTG: An Automatic UVM-based TestBench Generator for VLSI Chip Design Verification. In International Conference on Microelectronics, ICM 2023, Abu Dhabi, United Arab Emirates, December 17-20, 2023. pages 162-167, IEEE, 2023. [doi]

Abstract

Abstract is missing.