An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and 8 RAMs by An Automatic Parallelizing Compiler - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Masayuki Ito, Toshihiro Hattori, Yutaka Yoshida, Kiyoshi Hayase, Tomoichi Hayashi, Osamu Nishii, Yoshihiko Yasu, Atsushi Hasegawa, Masashi Takada, Hiroyuki Mizuno, Kunio Uchiyama, Toshihiko Odaka, Jun Shirako, Masayoshi Mase, Keiji Kimura, Hironori Kasahara. An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and 8 RAMs by An Automatic Parallelizing Compiler. In 2008 IEEE International Solid-State Circuits Conference, ISSCC 2008, Digest of Technical Papers, San Francisco, CA, USA, February 3-7, 2008. pages 90-91, IEEE, 2008. [doi]

This author has not been identified. Look up 'Masayuki Ito' in GoogleThis author has not been identified. Look up 'Toshihiro Hattori' in GoogleThis author has not been identified. Look up 'Yutaka Yoshida' in GoogleThis author has not been identified. Look up 'Kiyoshi Hayase' in GoogleThis author has not been identified. Look up 'Tomoichi Hayashi' in GoogleThis author has not been identified. Look up 'Osamu Nishii' in GoogleThis author has not been identified. Look up 'Yoshihiko Yasu' in GoogleThis author has not been identified. Look up 'Atsushi Hasegawa' in GoogleThis author has not been identified. Look up 'Masashi Takada' in GoogleThis author has not been identified. Look up 'Hiroyuki Mizuno' in GoogleThis author has not been identified. Look up 'Kunio Uchiyama' in GoogleThis author has not been identified. Look up 'Toshihiko Odaka' in GoogleThis author has not been identified. Look up 'Jun Shirako' in GoogleThis author has not been identified. Look up 'Masayoshi Mase' in GoogleThis author has not been identified. Look up 'Keiji Kimura' in GoogleThis author has not been identified. Look up 'Hironori Kasahara' in Google

runs on WebDSL