K. Ito, D. Suzuki. A high-level synthesis method for simultaneous placement and scheduling considering data communication delay. In IEEE Asia Pacific Conference on Circuits and Systems 2002, APCCAS 2002, Singapore, 16-18 December 2002. pages 149-154, IEEE, 2002. [doi]
No references recorded for this publication.
No citations of this publication recorded.