Yukiko Izuta, Fumiyasu Hirose. Test pattern generation system for delay faults using a high speed simulation processor `SP'. In 10th IEEE VLSI Test Symposium (VTS'92), 7-9 Apr 1992, Atlantic City, NJ, USA. pages 13-18, IEEE, 1992. [doi]
Abstract is missing.