V. K. Jain, S. Horiguchi. VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration. IEEE Trans. VLSI Syst., 6(3):346-353, 1998. [doi]
No references recorded for this publication.
No citations of this publication recorded.