Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

Alex Pappachen James, Dinesh Sasi Kumar, Arun Ajayan. Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication. IEEE Trans. VLSI Syst., 23(11):2690-2694, 2015. [doi]

Authors

Alex Pappachen James

This author has not been identified. Look up 'Alex Pappachen James' in Google

Dinesh Sasi Kumar

This author has not been identified. Look up 'Dinesh Sasi Kumar' in Google

Arun Ajayan

This author has not been identified. Look up 'Arun Ajayan' in Google