Power Network Modelling for Hardware in the Loop and Real Time Applications

Zarko Janda, Jasna Dragosavac, Zoran Ciric, Miroslav Dragicevic. Power Network Modelling for Hardware in the Loop and Real Time Applications. In IEEE 4th International Forum on Research and Technology for Society and Industry, RTSI 2018, Palermo, Italy, September 10-13, 2018. pages 1-6, IEEE, 2018. [doi]

Abstract

Abstract is missing.