M. Reza Javaheri, Reza Sedaghat. Multi-valued logic mapping of resistive short and open delay-fault testing in deep sub-micron technologies. Microelectronics Reliability, 49(2):178-185, 2009. [doi]
No references recorded for this publication.
No citations of this publication recorded.