High-level synthesis under multi-cycle interconnect delay - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jinhwan Jeon, Daehong Kim, Dongwan Shin, Kiyoung Choi. High-level synthesis under multi-cycle interconnect delay. In Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation Conference 2001, January 30-February 2, 2001, Yokohama, Japan. pages 662, ACM, 2001. [doi]

This author has not been identified. Look up 'Jinhwan Jeon' in GoogleThis author has not been identified. Look up 'Daehong Kim' in GoogleThis author has not been identified. Look up 'Dongwan Shin' in GoogleThis author has not been identified. Look up 'Kiyoung Choi' in Google

runs on WebDSL