Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs

Liancheng Jia, Zizhang Luo, Liqiang Lu, Yun Liang 0001. Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2021, Tampa, FL, USA, July 7-9, 2021. pages 230-235, IEEE, 2021. [doi]

Authors

Liancheng Jia

This author has not been identified. Look up 'Liancheng Jia' in Google

Zizhang Luo

This author has not been identified. Look up 'Zizhang Luo' in Google

Liqiang Lu

This author has not been identified. Look up 'Liqiang Lu' in Google

Yun Liang 0001

This author has not been identified. Look up 'Yun Liang 0001' in Google