A New PVT-Resistant Mixed-Signal Circuit Capable of Detecting Clock Glitches on IoT Devices Which Shorten the Clock Period by 0.9 ns Only - researchr publication

researchr

You are not signed in
Sign in
Sign up

Kai-Fong Jian, Pao-Ying Cheng, Paul C.-P. Chao 0001, Chun-Heng You. A New PVT-Resistant Mixed-Signal Circuit Capable of Detecting Clock Glitches on IoT Devices Which Shorten the Clock Period by 0.9 ns Only. IEEE Internet of Things Journal, 12(19):40884-40893, October 2025. [doi]

Abstract is missing.

runs on WebDSL