Iris Hui-Ru Jiang, Yao-Wen Chang, Jing-Yang Jou, Kai-Yuan Chao. Simultaneous floor plan and buffer-block optimization. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(5):694-703, 2004. [doi]
No references recorded for this publication.
No citations of this publication recorded.