A fast global gate collapsing technique for high performance designs using static CMOS and pass transistor logic - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji. A fast global gate collapsing technique for high performance designs using static CMOS and pass transistor logic. In ICCD. pages 276-281, 1998. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL