Yang Jin, Hong Wang, Zhengliang Lv, Shiyuan Yang. Pipelined parallel test structure for mixed-signal SoCs. In 15th European Test Symposium (ETS 2010), May 24-28, 2010, Prague, Czech Republic. pages 256, IEEE Computer Society, 2010. [doi]
Abstract is missing.