Vesper: A Versatile Sparse Linear Algebra Accelerator With Configurable Compute Patterns

Hanchen Jin, Zichao Yue, Zhongyuan Zhao 0004, Yixiao Du, Chenhui Deng, Nitish Srivastava, Zhiru Zhang. Vesper: A Versatile Sparse Linear Algebra Accelerator With Configurable Compute Patterns. IEEE Trans. on CAD of Integrated Circuits and Systems, 44(5):1731-1744, May 2025. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.