Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis

Kyeongrok Jo, Taewhan Kim. Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis. In 39th IEEE International Conference on Computer Design, ICCD 2021, Storrs, CT, USA, October 24-27, 2021. pages 517-524, IEEE, 2021. [doi]

Authors

Kyeongrok Jo

This author has not been identified. Look up 'Kyeongrok Jo' in Google

Taewhan Kim

This author has not been identified. Look up 'Taewhan Kim' in Google