A novel circuit topology for generating and validating digitally sense amplifier differentials for bulk and SOI

Rajiv V. Joshi, Yuen H. Chan. A novel circuit topology for generating and validating digitally sense amplifier differentials for bulk and SOI. In Laurent Fesquet, Andreas Kaiser, Sorin Cristoloveanu, Michel Brillouët, editors, Proceedings of the 31st European Solid-State Circuits Conference, ESSCIRC 2005, Grenoble, France, 12-16 September 2005. pages 371-374, IEEE, 2005. [doi]

Authors

Rajiv V. Joshi

This author has not been identified. Look up 'Rajiv V. Joshi' in Google

Yuen H. Chan

This author has not been identified. Look up 'Yuen H. Chan' in Google