A 12.5 Gbps CMOS input sampler for serial link receiver front end

Shyh-Jye Jou, Chih-Hsien Lin, Yen-I Wang. A 12.5 Gbps CMOS input sampler for serial link receiver front end. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 1055-1058, IEEE, 2005. [doi]

Authors

Shyh-Jye Jou

This author has not been identified. Look up 'Shyh-Jye Jou' in Google

Chih-Hsien Lin

This author has not been identified. Look up 'Chih-Hsien Lin' in Google

Yen-I Wang

This author has not been identified. Look up 'Yen-I Wang' in Google