Young Kwan Ju, Sukil Kim, Sukju Kim. A Level One Cache Architecture for Chip Size Limited Single Processor. In Hamid R. Arabnia, editor, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2005, Las Vegas, Nevada, USA, June 27-30, 2005, Volume 2. pages 791-798, CSREA Press, 2005.
Abstract is missing.