Min-rank conjecture for log-depth circuits

Stasys Jukna, Georg Schnitger. Min-rank conjecture for log-depth circuits. J. Comput. Syst. Sci., 77(6):1023-1038, 2011. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: