A low-overhead scheme for testing a bit-level finite ring systolic array

Graham A. Jullien, Subir Bandyopadhyay, William C. Miller, M. Taheri. A low-overhead scheme for testing a bit-level finite ring systolic array. VLSI Signal Processing, 2(3):131-137, 1990. [doi]

Abstract

Abstract is missing.