Area and power efficient trellis computational blocks in 0.13µm CMOS

Matthias Kamuf, John B. Anderson, Viktor Öwall. Area and power efficient trellis computational blocks in 0.13µm CMOS. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 344-347, IEEE, 2005. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.