A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC

Chao-Yang Kao, Youn-Long Lin. A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC. IEEE Trans. VLSI Syst., 18(6):866-874, 2010. [doi]

Authors

Chao-Yang Kao

This author has not been identified. Look up 'Chao-Yang Kao' in Google

Youn-Long Lin

This author has not been identified. Look up 'Youn-Long Lin' in Google