A FPGA-Based Systolic Array Prototype Implementing the Quadrant Interlocking Factorization Method

M. Ch. Karra, M. P. Bekakos. A FPGA-Based Systolic Array Prototype Implementing the Quadrant Interlocking Factorization Method. The Journal of Supercomputing, 37(3):319-331, 2006. [doi]

Authors

M. Ch. Karra

This author has not been identified. Look up 'M. Ch. Karra' in Google

M. P. Bekakos

This author has not been identified. Look up 'M. P. Bekakos' in Google