An ASIC implementation of a low power robust invisible watermarking processor

P. Karthigaikumar, K. Baskaran. An ASIC implementation of a low power robust invisible watermarking processor. Journal of Systems Architecture, 57(4):404-411, 2011. [doi]

Abstract

Abstract is missing.