Efficient and Scalable Architecture for Multiple-Chip Implementation of Simulated Bifurcation Machines

Tomoya Kashimata, Masaya Yamasaki, Ryo Hidaka, Kosuke Tatsumura. Efficient and Scalable Architecture for Multiple-Chip Implementation of Simulated Bifurcation Machines. IEEE Access, 12:36606-36621, 2024. [doi]

Abstract

Abstract is missing.